

WEST Search History

[Hide Items](#)[Restore](#)[Clear](#)[Cancel](#)

DATE: Saturday, October 29, 2005

Hide?	<u>Set Name</u>	<u>Query</u>	<u>Hit Count</u>
	<i>DB=PGPB,USPT; PLUR=NO; OP=ADJ</i>		
<input type="checkbox"/>	L6	asynchronous\$2.ti,ab,clm. and L5	2
<input type="checkbox"/>	L5	712/42.ccls.	161
<input type="checkbox"/>	L4	pipelin\$3 and L3	29
<input type="checkbox"/>	L3	L1 and asynchronous\$2	68
<input type="checkbox"/>	L2	L1 asynchronous\$2	0
<input type="checkbox"/>	L1	712/1.ccls.	425

END OF SEARCH HISTORY

[Search Result - Print Format](#)[< Back](#)

Key: IEEE JNL = IEEE Journal or Magazine, IEEE JNL = IEEE Journal or Magazine, IEEE CNF = IEEE Conference, IEEE CNF = IEEE Conference, IEEE STD = IEEE Standard

1. An elastic pipeline mechanism by self-timed circuits

Komori, S.; Takata, H.; Tamura, T.; Asai, F.; Ohno, T.; Tomisawa, O.; Yamasaki, T.; Shima, K.; Asada, K.; Terada, H.;
Solid-State Circuits, IEEE Journal of
Volume 23, Issue 1, Feb. 1988 Page(s):111 - 117
IEEE JNL

2. A 40-MFLOPS 32-bit floating-point processor with elastic pipeline scheme

Komori, S.; Takata, H.; Tamura, T.; Asai, F.; Ohno, T.; Tomisawa, O.; Yamasaki, T.; Shima, K.; Nishikawa, H.;
Terada, H.;
Solid-State Circuits, IEEE Journal of
Volume 24, Issue 5, Oct 1989 Page(s):1341 - 1347
IEEE JNL



© Copyright 2005 IEEE --